Fig. 1: The FEA of a chip.
a Membrane stress distribution. b Stress difference distribution of curve AA. c Current distribution
Fig. 1: The FEA of a chip. | Microsystems & Nanoengineering
a Membrane stress distribution. b Stress difference distribution of curve AA. c Current distribution
