Reducing circuit redundancy represents a priority for the scalability of parallel computing hardware. Here, the authors report the realization of pixel processing units consisting of single 2D WSe2 transistors implementing electrically-switchable logic functions. This strategy enables the fabrication of an image processing array with ~16% transistor consumption compared to traditional circuits.
- Senfeng Zeng
- Chunsen Liu
- Peng Zhou
