Extended Data Fig. 1: The test platform, the chip and the memristor device. | Nature Electronics

Extended Data Fig. 1: The test platform, the chip and the memristor device.

From: Federated learning using a memristor compute-in-memory chip with in situ physical unclonable function and true random number generator

Extended Data Fig. 1

a, Photography of the test board of the 128Kb memristor chip. The test board is mounted on the V93000 test platform for controlling and testing the chip. b, The optical photograph of the 130 nm 128Kb memristors chip. The floorplan of the chip, including the digital control core and the analog crossbar core. c, The floorplan of the analogue crossbar core, including the array, BL/WL/SL drivers, SL read current paths, and BL/WL/SL voltage multiplexers. d, Transmission electron microscope (TEM) image of memristor array. e, Transmission electron microscope (TEM) image of memristor device.

Back to article page